Parameterized ready/valid buffer and synchronous FIFO with assertions, scoreboards, randomized verification, and synthesis.
-
Updated
Oct 10, 2026 - SystemVerilog
#
ready-valid
Here are 2 public repositories matching this topic...
Synthesizable Verilog IP core for VALID/READY handshake protocol monitoring with protocol violation detection, latency measurement, and self-checking verification.
fpga rtl verilog vivado zedboard digital-design ip-core hardware-verification protocol-monitoring ready-valid
-
Updated
Jul 25, 2026 - Verilog
Add this topic to your repo
To associate your repository with the ready-valid topic, visit your repo's landing page and select "manage topics."