Hardware design and FPGA-based implementation of a super sample rate multistage decimator using Vitis High-Level Synthesis.
-
Updated
Jun 4, 2024 - C++
#
super-sample-rate
Here is 1 public repository matching this topic...
Add this topic to your repo
To associate your repository with the super-sample-rate topic, visit your repo's landing page and select "manage topics."