8-bit unsigned multiplier design using Xilinx Vivado IP Integrator with behavioral simulation, pipelined architecture, and comprehensive testbench.
-
Updated
Jul 29, 2026 - VHDL
8-bit unsigned multiplier design using Xilinx Vivado IP Integrator with behavioral simulation, pipelined architecture, and comprehensive testbench.
Add a description, image, and links to the ip-integrator topic page so that developers can more easily learn about it.
To associate your repository with the ip-integrator topic, visit your repo's landing page and select "manage topics."