SPI-configurable HIPIMS pulse generator core for Cyclone IV E FPGA (VHDL) — dual-leg interlocked drive, anode PWM channel, fault-latch safety, paired with an STM32 SPI-master front-end.
-
Updated
Aug 19, 2026 - VHDL
#
hipims
Here are 2 public repositories matching this topic...
Improve this page
Add a description, image, and links to the hipims topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the hipims topic, visit your repo's landing page and select "manage topics."