DCFD Implementation of digital constant fraction discriminator on FPGA. NOTE: this project is still in development and a lot can change! IP top level block diagram Modules used in design: Zero-cross Module calculates the zero-crossing time of the signal based on two consecutive signal samples
