{
"looking_for": "FPGA / RTL co-op, 2027",
"where": "Asia, Jan–Apr 2027 (Cansbridge Fellowship)",
"email": "[email protected]",
"linkedin": "linkedin.com/in/jordan-leis",
"site": "jordanleis.com",
"resume": "https://drive.google.com/file/d/1jHbSPjZX3hLAVGLmC30Kj_MwDdtXkR9Z/view?usp=sharing"
}
📚
Studying!!!
EE '28 UWaterloo - Currently loving RTL on FPGAs
- Waterloo
-
07:39
(UTC -04:00) - jordanleis.com
- in/jordan-leis
- @Jordan_Leis_
Highlights
- Pro
Pinned Loading
-
-
ScienceGPTstream2/SummarizationTool
ScienceGPTstream2/SummarizationTool PublicSummarization Tool for Science-GPT Project
-
Microgrid-RL
Microgrid-RL PublicBenchmarking deep reinforcement learning algorithms for autonomous energy management in off-grid solar + battery + diesel hybrid microgrids across sub-Saharan Africa.
-
mvm-in-system-verilog
mvm-in-system-verilog PublicPipelined 128-lane matrix-vector multiplication (MVM) engine in SystemVerilog
SystemVerilog
-
tanh-in-system-verilog
tanh-in-system-verilog PublicFully pipelined fixed-point tanh(x) accelerator in SystemVerilog, 840 MHz Fmax on DSP48E2
SystemVerilog
-
morse-code-in-riscv-assembly
morse-code-in-riscv-assembly PublicASCII-to-Morse LED blinker in bare-metal RISC-V assembly on the SiFive HiFive1
Assembly
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.


